Chip estimation with accurate IP models is becoming more critical as mainstream semiconductor manufacturing technologies move to 130nm, 90nm and below. Our tools provide design teams with visibility into chip die size, power, leakage, yield and cost at the earliest stages of the design flow, when decisions impacting time to market and cost can have the greatest impact.
Adam Traidman
design power time decisions tools market flow critical die impact teams
You must log in to post a comment.
There are no comments yet.